A 10 GS/s time-interleaved ADC in 0.25 micrometer CMOS technology

Creative Commons License

Aytar O., TANGEL A., AFACAN E.

JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, cilt.68, sa.6, ss.415-424, 2017 (SCI-Expanded) identifier identifier

  • Yayın Türü: Makale / Tam Makale
  • Cilt numarası: 68 Sayı: 6
  • Basım Tarihi: 2017
  • Doi Numarası: 10.1515/jee-2017-0076
  • Dergi Adı: JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS
  • Derginin Tarandığı İndeksler: Science Citation Index Expanded (SCI-EXPANDED), Scopus
  • Sayfa Sayıları: ss.415-424
  • Anahtar Kelimeler: analog-to-digital converters, CMOS ADC, time interleaved ADC, flash ADC, TO-DIGITAL CONVERTERS, FLASH ADC, SAR ADC, DESIGN
  • Kocaeli Üniversitesi Adresli: Evet

Özet

This paper presents design and simulation of a 4-bit 10 GS/s time interleaved ADC in 0.25 micrometer CMOS technology. The designed TI-ADC has 4 channels including 4-bit flash ADC in each channel, in which area and power efficiency are targeted. Therefore, basic standard cell logic gates are preferred. Meanwhile, the aspect ratios in the gate designs are kept as small as possible considering the speed performance. In the literature, design details of the timing control circuits have not been provided, whereas the proposed timing control process is comprehensively explained and design details of the proposed timing control process are clearly presented in this study. The proposed circuits producing consecutive pulses for timing control of the input S/H switches (ie the analog demultiplexer front-end circuitry) and the very fast digital multiplexer unit at the output are the main contributions of this study. The simulation results include +0.26/-0.22 LSB of DNL and +0.01/-0.44 LSB of INL, layout area of 0.27 mm(2), and power consumption of 270 mW. The provided power consumption, DNL and INL measures are observed at 100 MHz input with 10 GS/s sampling rate.